Abstract: A 30-43 GHz cascode sub-harmonic mixer is presented using 0.13-µm CMOS process. This mixer comprises cascode RF amplifier stage, sub-harmonic mixer core and IF low pass filter. By utilizing cascode structure and LO-gate pumped mixer transistor, a novel bias condition with negative gate-source voltage and zero drain-source voltage is proposed. This mixer achieves resistive sub-harmonic mixing as well as alleviates the contradiction between conversion loss and port isolation of single FET mixer. This sub-harmonic mixer achieves conversion loss of 5.8-10 dB with LO power of 6dBm and 2LO-to-RF isolation better than 36dB during 30-43GHz. The measured intermediated frequency 3dB-bandwidth is from 30 MHz to 5 GHz and the input 1dB compression point is -9dBm. Keywords: sub-harmonic mixer, cascode, CMOS Classification: Integrated circuits 
Introduction
A down-conversion mixer is a key component in a communication system, which converts the RF signals to baseband signals in a receiver. The subharmonic mixer (SHM) enables the local oscillation (LO) to operate at a frequency half that of the fundamental mixer. Therefore, SHMs are attractive in millimeter-wave range applications, which make LO source more reliable and mitigate LO self-mixing problems. Active sub-harmonic mixer using traditional Gilbert-cell structure was presented [1] , but it requires extra circuits to generate quadrature phase LO signal, which increases the design complexity and occupies much more area. Compared with active sub-harmonic mixers, passive sub-harmonic mixers hold better linearity, broad bandwidth, and low dc power consumption. However, they suffer higher conversion loss and noise performance degradation. SHMs using an anti-parallel diode pair (APDP) topology show wide operation band and zero dc power [2] , but suffer from undesirable distortion and low LO-RF isolation [3] . The sub-harmonically gate-pumped and source-pumped resistive FET mixer has been commonly used in recent years [4] [5] [6] [7] [8] [9] . LO gate-pumped single FET SHM suffers from poor port isolation [4] . A gate-pumped SHM with quasi-circulator shows high port-to-port isolation and broadband operation [6] . A resistive gate-pumped SHM using drain and body connection structure with 0.13-µm CMOS has been proposed [7] . All balanced configuration was implemented to reject even order spurious signals [8] . By using weak-inversion bias technique in source-pumped topology, ultra low power and low LO power SHM is presented [9] [10] .
In this article, a 30-43 GHz cascode sub-harmonic mixer is proposed. This SHM utilized LO-gate-pumped mode: the LO signal is applied into the gate of nMOS mixing stage; the RF signal is amplified by cascode stage, then injected into the source, and mixed with 2LO signal. This cascode structure combines amplifier with mixing stage and enhance port-isolation. By using a novel bias condition, competitive performance is obtained.
Circuit analysis and design
The proposed cascode sub-harmonic mixer is shown in Fig.1 , which consists of RF amplifier stage, gate-pumped mixer core and IF low pass filter. The RF amplifier stage is configured as cascode structure to enhance conversion gain (CG) and port isolation. RF signal is injected into the gate of transistor M 1 through DC blocking capacitor C 1 , LC matching capacitor C 2 and inductor L 1 , which were used for impedance matching, bias feeding and dc blocking. The gate of transistor M 2 is ac-coupled to ground by capacitor C 3 . The inductor L 3 serves as load inductance for RF amplifier stage as well as interstage matching network. The mixer core is composed of mixing transistor M 3 , LO matching components L 2 and C 4 , gate biasing resistor R3 and AC ground coupling capacitor C 5 . The amplified RF signal is injected into the source of mixing transistor and mixed with second harmonic of LO signal, and IF signal (ω RF -2ω LO ) is extracted from the drain of mixing transistor. The inductor L 4 and capacitor C 7 -C 8 constitute low pass filter to extract IF signal and reject LO and RF leakage signals. The capacitor C 9 is used as dc-blocking, the size of which determines the lower limit of IF bandwidth. Compared to traditional cascode mixer, the proposed sub-harmonic mixer set the source and drain of mixing transistor M 3 to a fixed same voltage for resistive sub-harmonic mixing, and set the gate of mixer transistor to a lower voltage, thus the gate-source voltage is negative, which is helpful to reduce conversion loss. According to the derivation in [3] , the IF current I D of the proposed cascode LO gate-pumped sub-harmonic mixer is approximately considered as:
where K is determined by the size of mixer transistor M 3 and the technology, V LO and V RF represent the amplitude of input LO and RF signal respectively, G RF represents the gain of RF amplifier stage, Q LO represents the quality of LO matching network which also stands for the voltage magnification factor of LO signal applied at the gate of transistor M 3 , also, Q RF denotes voltage magnification factor of RF matching network. The gain of the RF amplifier stage can be simplified as:
where g m1 , g m2 and g m3 are the transconductance of common source transistor M 1 , common gate transistor M 2 and mixer transistor M 3 , respectively, Q L 3 is the quality factor of inductor L 3 , g m2 γ o1 γ o2 is the output resistance of cascode stage, the resonant frequency ω 0 of RF amplifier stage is related to Eq.(3), in which, α denotes the contribution factor of gate-source capacitor of transistor M 3 .
From (1) to (3), it is observed that, once the size of transistor M 1 and M 2 are determined, the conversion gain (CG) of proposed cascode sub-harmonic mixer is related to the size and dc bias point of transistor M 3 . Based on simulation, the conversion gain and optimized LO power at different mixer transistor size are plotted in Fig.2(a) . There exists a turning point at W=40µm. The CG will become better as W is increased, however, when W>40µm, the CG would become worse instead, this is because larger LO power is required. Hence, the mixer transistor optimized size is chosen to be 40µm and the optimized LO power to be 6dBm. Fig.2(b) shows the conversion gain and optimized LO power at various gate-source voltage. To achieve minimum conversion loss for second LO harmonic, V gs,M 3 =−0.6V (V g,M 3 =0.2V, V s,M 3 =0.8V) is adopted. 
Measurement results
The proposed cascode sub-harmonic mixer is fabricated in 0.13-µm CMOS process and is measured via on-wafer probing. The chip as shown in Fig.3 has an active core size of 460µm×700µm. Fig.4 presents simulated and measured conversion loss versus RF frequency at a fixed IF frequency of 0.5GHz. The simulated results coincide very well with measured results. The measured conversion loss varied from -5.8 to -10dB over RF frequency of 30-43 GHz.
The measured LO-to-IF, LO-to-RF and 2LO-to-RF isolation are all better than 35dB, as shown in Fig.5 . With trade-off between IF port isolation and IF bandwidth, the 3dB bandwidth of 0.03-5 GHz was obtained in Fig.6 , in which IP 1dB of -9dBm is also revealed. Table I compares the performances of recently reported down-conversion sub-harmonic mixer. As can been seen, the mixer offers a competitive performance in terms of conversion loss and isolation. 
Conclusion
A 30-43 GHz cascode sub-harmonic mixer with a novel bias point that combines RF amplifier and mixer fabricated in 0.13-m CMOS technology has been demonstrated. The sub-harmonic mixer exhibited a conversion loss of 5.8-10 dB with a LO power of 6dBm. By utilizing cascode structure, the port-to-port isolations are all better than 35 dB over 30-43 GHz.
